RM 3900/PAX

UNIMY
UNIVERSITY MALAYSIA OF COMPUTER SCIENCE & ENGINEERING

UNIMY Centre for Digital Transformation

CERTIFIED INTEL FPGA PROGRAMMER



INSTRUCTOR
ASSOC. PROF. IR AHMAD JAIS ALIAS
SENSOR TECHNOLOGY SPECIALIST

DATE : 25 - 29 OCTOBER 2021
DURATION : 5 DAYS
MODE OF DELIVERY : MICROSOFT TEAMS

MODULE 1:

FOUNDATIONS OF INTEL, QUARTUS & PRIME SOFTWARE

OVERVIEW:

Learn to use the Intel® Quartus® Prime software to develop an FPGA design from initial design to device programming. Participant will create a new project, input new or existing design files, and compile the project.

Participant will learn how to search for compilation information, use settings and assignments to adjust the results of compilation, and manage I/O related assignments.

SKILLS YOU WILL GAIN

Use the Intel® Quartus® software to develop an FP design from initial design to device programming.

TOOLS NEEDED

Intel Quartus Prime Lite Edition 20.1.1

MODULE 2:

INTRODUCTION TO VERILOG HDL

OVERVIEW:

A general introduction to the Verilog language and its use in programmable logic design, covering the basic constructs used in both the simulation and synthesis environments.

Gain basic understanding of the Verilog module, data types, operators and assignment statements needed to begin creating your own designs, using both behavioral and structural approaches.

SKILLS YOU WILL GAIN

Create the Verilog language in programmable logic design, including the basic contruct used in both simulation and synthesis environment.

TOOLS NEEDED

- Intel Quartus Prime Lite Edition 20.1.1
- ModelSim Intel FPGA Edition

MODULE 3:

ADVANCED VERILOG HDL DESIGN TECHNIQUES

OVERVIEW:

Learn efficient coding techniques for writing synthesizable Verilog for Intel® FPGAs. Gain experience in behavioral and structural coding while learning how to effectively write common logic functions including registers, memory, and arithmetic functions.

Also learn how to parameterize your Verilog design, increasing flexibility and reusability. An introduction to testbenches and the constructs used when building them.

SKILLS YOU WILL GAIN

Design synthesizable Verilog for Intel® FPGA using Quartus Prime software and the ModelSim for Intel® FPGA Edition software.

TOOLS NEEDED

- Intel Quartus Prime Lite Edition 20.1.1
- ModelSim Intel FPGA Edition

Who should attend?

Researchers looking into implementing design on FPGA.

Students planning to be Integrated Circuit Design/Hardware/System Design Engineers.

Operation Managers.
Business Owners.
System Design Engineers.
Hardware Engineers.
Integrated Circuit Design Engineers.

CERTIFICATION

cernaminda

UNIMY UNIVERSITY MALAYSIA OF COMPUTER SCIENCE & ENGINEERING | UniDiGit UNIMY Centre for Digital Transformation

Awarded by :
UNIVERSITY MALAYSIA OF COMPUTER SCIENCE & ENGINEERING (UNIMY)

Malaysia's Premier Digital Technology University I Creating A Digital Nation

REGISTRATION NOW!

unidigit.unimy.edu.my
03-86897594
fatin.ramli@unimy.edu.my

#CreatingADigitalNation

University Malaysia of Computer Science & Engineering (UNIMY), Blok 12, Star Central, Lingkaran Cyber Point Timur, 63000 Cyberjaya, Selangor.

HRDF CLAIMABLE

HRDF -MALAYSIA-

Check with your HR department today to check if they can send you for this Certification & be reimbursed by HRDF!